Selective epitaxial growth (SEG) of highly boron-doped SiGe (SiGe:B) is a key step to realize Raised Source and Drain (RSD) for applications in SiGe-based microelectronic devices. This paper is devoted to the optimization of boron dopant profiles in SiGe RSD. For this purpose Fully-Depleted Silicon-On-Insulator (FD-SOI) blanket and patterned wafers are considered. We show that, in both situations, a weak carbon incorporation increases the dopant level and flattens the boron profile in the RSD. Finally experimental conditions for optimal RSD fabrication are reported.
Introduction
In semiconductor industry, the continuous scaling reduction of CMOS components improves devices performances and reduces manufacturing cost. However, the electrostatic control of the channel must be very accurate. To address this requirement, a promising option for the technical nodes beyond 14 nm is based on Fully-Depleted Silicon-On-Insulator (FD-SOI) technology, using ultra-thin SOI films (less than 10 nm) on which Raised Source and Drain (RSD) are formed by selective epitaxial growth (SEG) of highly boron-doped SiGe [1] [2] . CMOS component functioning depends on different properties of the RSD including the quality of the selective epitaxial growth and the distribution of dopants inside the RSD. Recently we have proposed an efficient low-temperature cleaning method optimized for further selective epitaxial growth of RSD on FD-SOI substrates [3] . In this paper we are now interested in the optimization of the dopant profile in the SiGe:B RSD. For this purpose we report on the impact of the FD-SOI surface preparation on the dopant profile, and on the influence of C incorporation in the doping properties. More precisely we show that on blanket wafers a carbon incorporation improves the dopant properties (dopant level and dopant profile) inside a thin SiGe:B layer. On this basis we will search optimized conditions that allow to in similar improvements on patterned wafers used in real conditions.
Experimental methods
In [3, 4] we explored wet cleans (as HF-last, and HFRCA), industrial dry cleaning (SiCoNi) and a combination of wet and dry cleanings to improve the surface state of FD-SOI wafers. More precisely we showed that a combination of HFRCA, Siconi and lowtemperature baking is the most suitable cleaning method to reach a clean FD-SOI surface optimized for subsequent RSD epitaxial growth. A part of this work is devoted to an analysis of the impact of these cleaning methods on the doping profile inside the RSD. The cleaning methods we have used have been described in ref. [3] but are also synthetically reported in table I.
The selective epitaxial growth of SiGe:B and SiGe films on such cleaned surfaces has been realized with Epi 300 Centura setup from Applied Materials® using reduced pressure (RP) chemical vapor deposition (CVD) [5] Process used when the plates must be cleaned and deoxidizing.
SiCoNi NH 4 F plasma Deoxidation
An in-situ dry chemical cleaning technology has been developed and integrated to RT-CVD tool [3, 6, 7] .
Results and Discussion

I. B dopant profile on blanket wafers: surface cleaning and C incorporation impact
The SiGe:B film (thickness = 8 nm) has been deposited on a Si(001) surface or a SiGe epitaxial film previously cleaned with HF last, Siconi, HF last+SiCoNi, or HFRCA+SiCoNi processes. Fig.1a shows the boron profiles measured in the SiGe:B film grown on Si(001) whereas Fig. 1b shows the boron profiles in the SiGe:B film grown on SiGe.
For SiGe:B/Si(001), Fig.1a shows that whatever the cleaning method the boron concentration is not homogeneous but exhibits an interfacial excess. Notice that weak differences exist according to the surface preparation. For instance, the interfacial excess is slightly higher with a sole HF-Last cleaning than with HF-RCA+SiCoNi cleaning.
For SiGe:B/SiGe, Fig. 1b shows again an interfacial excess of boron. However in this case the cleaning process influences more the boron profile than previously. More precisely, the combination HF-RCA+Siconi cleaning only produces a weak interfacial effect in agreement with previous results that showed that HF-RCA+SiCoNi cleaning optimizes (reduces) the residual roughness of FD-SOI surfaces [3] . 
II. Optimization of C incorporation in case of patterned wafers
Since C incorporation widely improves the doping properties on blanket wafers, we now intend to transfer the process to patterned wafers, and more precisely to find the best experimental conditions to reach a high doping level with homogeneous Boron concentration (flat profile) in RSD epitaxially grown on patterned wafers. Fig.3 shows the boron profiles recorded using high or low B 2 H 6 flow conditions respectively. Increasing the B 2 H 6 flow degrades the doping profile and greatly increases the interfacial boron peak. Fig.3 also evidences that C incorporation widely improves the profile concentration in both situations of low and high B 2 H 6 flow. We have also measured the effect of a high or a low C incorporation and the impact of a seed layer (0.5nm thick SiGe) on the boron profiles. As shown in Fig 4, low as well as high C incorporation flatten the boron profile but a higher level of doping results from the higher C concentration. However, a certain amount of B diffuses into the channel and even in the SOI substrate. Such un-wanted effect may have a negative impact on the devices performances. A proposed solution is to block boron penetration by incorporating a certain amount of H 2 or N 2 near the SiGe/SOI interface [8] . Fig.4 also shows the impact of classical Dynamical Surface Annealing (DSA) [9, 10] or conventional high temperature spike annealing [11] used for dopant activation. We recover our main previous results due to C incorporation: disappearance of the interfacial accumulation of B and increase of the dopant level. It is important to notice that the dopant activation annealing does not degrade the doping (neither the doping level nor the boron profile). 
III. Quality of epitaxially grown Raised Source and Drains
The quality of the epitaxial growth has been characterized by measuring, by AFM, the surface roughness at the end of the epitaxial process and by recording SEM and TEM images of the RSD. Figure 5 shows the RMS height variation of epitaxial surfaces that result from the different studied processes: the surface roughness is greater for low C incorporation than for high C incorporation and the RMS increases with the B 2 H 6 flow. On the other hand dopant activation processes do not significantly affect the surface roughness that remains comparable to that of the SiGe:B reference sample. The best surface roughness is thus reached with high [C] and after spike activation. Obviously the amount of C incorporated in the device is limited by its influence on the electronic properties. A good compromise seems to be a carbon amount in the range 0.5% -1.5%. 
Conclusion
In ref [3] we proposed a surface cleaning process that enables a subsequent good epitaxial quality of RSD. In this paper we show (i) how the surface cleanings may influence the dopant profile in the RSD and (ii) that C incorporation rises the doping level and improves its homogeneity. Combining optimized pre-cleaning methods described in ref [3] with C incorporation, high B 2 H 6 flux and spike activation of dopants described in the present work enable us to fabricate CMOS devices of high electronic quality. Electric characterizations are reported in a forthcoming paper.
